Primace 软件是CME（京微雅格）公司的FPGA芯片开发专用软件。因为CME的FPGA，如M5、M7等内嵌有8051核，所以可以和MCU联合在线仿真，虽然FPGA内的程序不可控，不能一步一步的仿真，但是因为MCU程序可控，可以一步一步的运行，所以可以利用此特性，用MCU给FPGA发送命令，然后控制FPGA的运行与操作。
所以此FPGA开发板也可以做8051单片机开发板。
这里主要介绍FPGA与keiLl联合仿真的时候的关于KEIL的工程的建立与设置。主要是做的比较简单的仿真，比较粗俗。简单。
首先要安装8051的专用驱动，京微雅格的官网上有，
步骤：建立工程
如果安装过驱动，在会在下面界面的下拉菜单内出现下面的这个选项，选择
为工程简历文件，不要忘记了把文件加入工程内，头文件也要加入，一般就如下图所示即可。
M5.h 驱动里面应该会有，也会贴在下面，找不到的话，复制即可建立M5.h 。直接加在工程目录下即可，因为做的只是简单的仿真。
下面的设置很重要：
优化级别的选择有助于keil软件的单步执行，防止有些关键步骤被软件优化掉
ok，这里连上USB下载器，就可以仿真了。当然要先把FPGA程序下载到芯片里。
附： M5.h
/*-------------------------------------------------------------------------- M5.H Header file for M5 Embedded 8051 microcontroller. --------------------------------------------------------------------------*/ #ifndef __M5_H__ #define __M5_H__ /* Byte Register */ /*Register Location Reset value Description */ sfr P0 = 0x80; // FFh Port 0 sfr P1 = 0x90; // FFh Port 1 sfr P2 = 0xA0; // FFh Port 2 sfr P3 = 0xB0; // FFh Port 3 sfr PSW = 0xD0; // FFh Program Status Word sfr ACC = 0xE0; // FFh Accumulator sfr B = 0xF0; // FFh B Register sfr SP = 0x81; // 07h Stack Pointer sfr DPL = 0x82; // 00h Data Pointer Low sfr DPH = 0x83; // 00h Data Pointer High sfr DPL1 = 0x84; // 00h Data Pointer 1 Low sfr DPH1 = 0x85; // 00h Data Pointer 1 High sfr WDTREL = 0x86; // 00h Watchdog Timer Reload register sfr PCON = 0x87; // 00h Power Control sfr TCON = 0x88; // 00h Timer/Counter Control Register sfr TMOD = 0x89; // 00h Timer Mode Register sfr TL0 = 0x8A; // 00h Timer 0, low byte sfr TL1 = 0x8B; // 00h Timer 1, low byte sfr TH0 = 0x8C; // 00h Timer 0, high byte sfr TH1 = 0x8D; // 00h Timer 1, high byte sfr CKCON = 0x8E; // 71h Clock Control Register sfr DPSEL = 0x92; // 00h Data Pointer Select Register sfr DPC = 0x93; // 00h Data Pointer Control Register sfr PAGESEL = 0x94; // 01h Program Memory Page selector sfr D_PAGESEL = 0x95; // 01h External Data Memory Page selector sfr S0CON = 0x98; // 00h Serial Port 0, Control Register sfr S0BUF = 0x99; // 00h Serial Port 0, Data Buffer sfr IEN2 = 0x9A; // 00h Interrupt Enable Register 2 sfr S1CON = 0x9B; // 00h Serial Port 1, Control Register sfr S1BUF = 0x9C; // 00h Serial Port 1, Data Buffer sfr S1RELL = 0x9D; // 00h Serial Port 1, Reload Register, low byte sfr DMAS0 = 0xA1; // 00h DMA Source Address Register 0 sfr DMAS1 = 0xA2; // 00h DMA Source Address Register 1 sfr DMAS2 = 0xA3; // 00h DMA Source Address Register 2 sfr DMAT0 = 0xA4; // 00h DMA Source Target Register 0 sfr DMAT1 = 0xA5; // 00h DMA Source Target Register 1 sfr DMAT2 = 0xA6; // 00h DMA Source Target Register 2 sfr IEN0 = 0xA8; // 00h Interrupt Enable Register 0 sfr IP0 = 0xA9; // 00h Interrupt Priority Register 0 sfr S0RELL = 0xAA; // D9h Serial Port 0, Reload Register, low byte sfr I2CSPISEL = 0xAB; // 00h I2C source and fixed or user IO select sfr ISCDATA0 = 0xAC; // 00h In System Configuration Data[7:0] sfr ISCDATA1 = 0xAD; // 00h In System Configuration Data[15:8] sfr ISCDATA2 = 0xAE; // 00h In System Configuration Data[23:16] sfr ISCDATA3 = 0xAF; // 00h In System Configuration Data[31:24] sfr DMAC0 = 0xB1; // 00h DMA Byte Counter Register 0 sfr DMAC1 = 0xB2; // 00h DMA Byte Counter Register 1 sfr DMAC2 = 0xB3; // 00h DMA Byte Counter Register 2 sfr DMASEL = 0xB4; // 00h DMA Channel Select Register sfr DMAM0 = 0xB5; // 00h DMA Mode Register 0 sfr DMAM1 = 0xB6; // 1Fh DMA Mode Register 1 sfr IEN1 = 0xB8; // 00h Interrupt Enable Register 1 sfr IP1 = 0xB9; // 00h Interrupt Priority Register 1 sfr S0RELH = 0xBA; // 03h Serial Port 0, Reload Register, high byte sfr S1RELH = 0xBB; // 03h Serial Port 1, Reload Register, high byte sfr IRCON2 = 0xBF; // 00h Interrupt Request Control 2 Register sfr IRCON = 0xC0; // 00h Interrupt Request Control Register sfr CCEN = 0xC1; // 00h Compare/Capture Enable Register sfr CCL1 = 0xC2; // 00h Compare/Capture Register 1, low byte sfr CCH1 = 0xC3; // 00h Compare/Capture Register 1, high byte sfr CCL2 = 0xC4; // 00h Compare/Capture Register 2, low byte sfr CCH2 = 0xC5; // 00h Compare/Capture Register 2, low byte sfr CCL3 = 0xC6; // 00h Compare/Capture Register 3, low byte sfr CCH3 = 0xC7; // 00h Compare/Capture Register 3, high byte sfr T2CON = 0xC8; // 00h Timer 2 Control Register sfr CRCL = 0xCA; // 00h Compare/Reload/Capture Register, low byte sfr CRCH = 0xCB; // 00h Compare/Reload/Capture Register, high byte sfr TL2 = 0xCC; // 00h Timer 2, low byte sfr TH2 = 0xCD; // 00h Timer 2, high byte sfr IEN4 = 0xD1; // 00h Interrupt Enable Register 4 sfr ADCON = 0xD8; // 00h Serial Port 0 Baud Rate Select register (only adcon.7 bit used) sfr I2CDAT = 0xDA; // 00h I2C Data Register sfr I2CADR = 0xDB; // 00h I2C Address Register sfr I2CCON = 0xDC; // 00h I2C Control Register sfr I2CSTA = 0xDD; // 00h I2C Status Register sfr SPSTA = 0xE1; // 00h Serial Peripheral(SPI) Status Register sfr SPCON = 0xE2; // 14h Serial Peripheral(SPI) Control Register sfr SPDAT = 0xE3; // 00h Serial Peripheral(SPI) Data Register sfr SPSSN = 0xE4; // FFh Serial Peripheral(SPI) Slave Select Register sfr RTCCMD = 0xE5; // 00h RTC Command Register sfr RTCSEL = 0xE6; // 00h RTC Select Register sfr RTCDATA = 0xE7; // 00h RTC Data Register sfr MD0 = 0xE9; // 00h Multiplication/Division Register 0 sfr MD1 = 0xEA; // 00h Multiplication/Division Register 1 sfr MD2 = 0xEB; // 00h Multiplication/Division Register 2 sfr MD3 = 0xEC; // 00h Multiplication/Division Register 3 sfr MD4 = 0xED; // 00h Multiplication/Division Register 4 sfr MD5 = 0xEE; // 00h Multiplication/Division Register 5 sfr ARCON = 0xEF; // 00h Arithmetic Control Register sfr ISCCMD = 0xF2; // 00h In System Configuration Command sfr ISCHEADER0 = 0xF3; // 00h In System Configuration Header[7:0] sfr ISCHEADER1 = 0xF4; // 00h In System Configuration Header[15:8] sfr ISCHEADER2 = 0xF5; // 00h In System Configuration Header[23:9] sfr ISCHEADER3 = 0xF6; // 00h In System Configuration Header[31:24] sfr SRST = 0xF7; // 00h Software Reset Register sfr GCLKCMD = 0xF8; // 00h Global Clock Command Register sfr GCLKADDR = 0xF9; // 00h Global Clock Address Register sfr GCLKDATA = 0xFA; // 00h Global Clock Data Register sfr ISMDIRCTRL = 0xFB; // 00h In System Management Control Register /* BIT Register */ /* PSW:Program Status Word->Byte Address:0xD0,bit Address:0xD0~0xD7 */ sbit CY = 0xD7; sbit AC = 0xD6; sbit F0 = 0xD5; sbit RS1 = 0xD4; sbit RS0 = 0xD3; sbit OV = 0xD2; sbit F1 = 0xD1; sbit P = 0xD0; /* TCON:Timer/Counter Control Register->Byte Address:0x88,bit Address:0x88~0x8F */ sbit TF1 = 0x8F; sbit TR1 = 0x8E; sbit TF0 = 0x8D; sbit TR0 = 0x8C; sbit IE1 = 0x8B; sbit IT1 = 0x8A; sbit IE0 = 0x89; sbit IT0 = 0x88; /* T2CON:Timer 2 Control Register->Byte Address:0xC8,bit Address:0xC8~0xCF */ sbit T2PS = 0xCF; sbit I3FR = 0xCE; sbit I2FR = 0xCD; sbit T2R1 = 0xCC; sbit T2R0 = 0xCB; sbit T2CM = 0xCA; sbit T2I1 = 0xC9; sbit T2I0 = 0xC8; /* S0CON:Serial Port 0,Control Register->Byte Address:0x98,bit Address:0x98~0x9F */ sbit SM0 = 0x9F; sbit SM1 = 0x9E; sbit SM20 = 0x9D; sbit REN0 = 0x9C; sbit TB80 = 0x9B; sbit RB80 = 0x9A; sbit TI0 = 0x99; sbit RI0 = 0x98; /* IEN0:Interrupt Enable Register 0->Byte Address:0xA8,bit Address:0xA8~0xAF */ sbit EAL = 0xAF; sbit WDT = 0xAE; sbit ET2 = 0xAD; sbit ES0 = 0xAC; sbit ET1 = 0xAB; sbit EX1 = 0xAA; sbit ET0 = 0xA9; sbit EX0 = 0xA8; /* IEN1:Interrupt Priority Register/Enable Register 1 */ sbit EXEN2 = 0xBF; sbit SWDT = 0xBE; sbit EX6 = 0xBD; sbit EX5 = 0xBC; sbit EX4 = 0xBB; sbit EX3 = 0xBA; sbit EX2 = 0xB9; sbit EX7 = 0xB8; /* IRCON:Interrupt Request Control Register->Byte Address:0xC0,bit Address:0xC0~0xC7 */ sbit EXF2 = 0xC7; sbit TF2 = 0xC6; sbit IEX6 = 0xC5; sbit IEX5 = 0xC4; sbit IEX4 = 0xC3; sbit IEX3 = 0xC2; sbit IEX2 = 0xC1; sbit IADC = 0xC0; /* ADCON:Serial Port 0 Baud Rate Select register (only adcon.7 bit used) */ sbit BD = 0xDF; /* P0:Port 0->Byte Address:0x80,bit Address:0x80~0x87 */ sbit P0_0 = 0x80; sbit P0_1 = 0x81; sbit P0_2 = 0x82; sbit P0_3 = 0x83; sbit P0_4 = 0x84; sbit P0_5 = 0x85; sbit P0_6 = 0x86; sbit P0_7 = 0x87; /* P1:Port 1->Byte Address:0x90,bit Address:0x90~0x97 */ sbit P1_0 = 0x90; sbit P1_1 = 0x91; sbit P1_2 = 0x92; sbit P1_3 = 0x93; sbit P1_4 = 0x94; sbit P1_5 = 0x95; sbit P1_6 = 0x96; sbit P1_7 = 0x97; /* P2:Port 2->Byte Address:0xA0,bit Address:0xA0~0xA7 */ sbit P2_0 = 0xA0; sbit P2_1 = 0xA1; sbit P2_2 = 0xA2; sbit P2_3 = 0xA3; sbit P2_4 = 0xA4; sbit P2_5 = 0xA5; sbit P2_6 = 0xA6; sbit P2_7 = 0xA7; /* P3:Port 3->Byte Address:0xB0,bit Address:0xB0~0xB7 */ sbit P3_0 = 0xB0; sbit P3_1 = 0xB1; sbit P3_2 = 0xB2; sbit P3_3 = 0xB3; sbit P3_4 = 0xB4; sbit P3_5 = 0xB5; sbit P3_6 = 0xB6; sbit P3_7 = 0xB7; /* MISCCON:Misc Control Register->Byte Address:0xF8,bit Address:0xF8~0xFF */ sbit ISCEN = 0xF8; sbit DPRAMWP = 0xF9; sbit PLLLOCK = 0xFA; sbit PLLPWD = 0xFB; sbit CLKCPUTRIG = 0xFC; sbit CLKO0TRIG = 0xFD; sbit CLKO1TRIG = 0xFE; sbit CLKO2TRIG = 0xFF; #endif
mcu 的头文件：
#include "M5.H" #include <intrins.h> #include <absacc.h> #define uchar unsigned char #define uint unsigned int #define ulong unsigned long sbit GPIO_RST_N = P1^0; sbit GPIO_wr_en = P1^1; sbit GPIO_rd_en = P1^2; sbit GPIO_SRAM_CS = P1^3; sbit GPIO_dir = P1^4; #define GPIO_addr_L P0 #define GPIO_data_H P2 #define GPIO_data_L P3 #define RST_EN GPIO_RST_N =0 #define RST_DISEN GPIO_RST_N =1 #define WR_EN GPIO_wr_en =0 #define WR_DISEN GPIO_wr_en =1 #define RD_EN GPIO_rd_en =0 #define RD_DISEN GPIO_rd_en =1 #define CS_EN GPIO_SRAM_CS =0 #define CS_DISEN GPIO_SRAM_CS =1 #define DATA_OUT GPIO_dir = 1 #define DATA_IN GPIO_dir = 0