zoukankan      html  css  js  c++  java
  • ModelSim Simulation of RapidIO II IP Core Demonstration Testbench May Require ld_debug Command


    Solution ID: fb83262
    Last Modified: May 17, 2013
    Product Category: Intellectual Property
    Product Area: Comm, Interface & Peripherals
    Product Sub-area: IP Spec and Protocol
    Version Found In: v12.1
    Version Fixed In: v13.0

    Title

    ModelSim Simulation of RapidIO II IP Core Demonstration Testbench May Require ld_debug Command

    Description

    The RapidIO II MegaCore Function User Guide lists the instructions to simulate the demonstration testbench included with the IP core using the ModelSim simulator. However, in variations that include an I/O Logical layer Master module or an I/O Logical layer Slave module, ModelSim simulation fails using these instructions.

    The error occurs during loading, and displays as "Fatal: Error occurred in protected context."

    Workaround / Fix

    To avoid this issue, for variations that include an I/O Logical layer Master module or an I/O Logical layer Slave module, replace the ld command with the ld_debug command in the command sequence listed in the "Simulating with the ModelSim Simulator" section in the Getting Started chapter of the RapidIO II MegaCore Function User Guide.

    This issue is fixed in version 13.0 of the RapidIO II MegaCore function.

  • 相关阅读:
    光流法简单介绍
    learn something
    MOT
    jupyter notebook 启动出错
    SSD用测试集得到具体的检测结果
    百练_2677 肿瘤检测
    百练_2707 求一元二次方程的根
    百练_4022 买房子
    HDU2035 人见人爱A^B(快速幂)
    BestCoder Round #85 sum
  • 原文地址:https://www.cnblogs.com/fpga/p/4041431.html
Copyright © 2011-2022 走看看