Chisel3 - 走看看

zoukankan html css js c++ java

Chisel3

https://mp.weixin.qq.com/s/mIexKCFA1MQNOl4M_iVkjg

1. 官方网站

https://chisel.eecs.berkeley.edu/

2. Wiki

https://github.com/freechipsproject/chisel3/wiki

3. 中文简介

https://chisel.eecs.berkeley.edu/chisel-getting-started-chinese.pdf

4. Tutorial

项目：https://github.com/ucb-bar/chisel-tutorial

wiki: https://github.com/ucb-bar/chisel-tutorial/wiki

5. FIRRTL语言规范

https://github.com/freechipsproject/firrtl/blob/master/spec/spec.pdf

6. Bootcamp

项目：https://github.com/freechipsproject/chisel-bootcamp

PPT简介: https://chisel.eecs.berkeley.edu/latest/chisel-bootcamp.pdf

7. 开源项目

官方项目：rocket-chip: https://github.com/freechipsproject/rocket-chip

第三方项目：

8. 代码示例

略

查看全文

相关阅读:
【笔记】Excel技巧—004 多用途的文档属性
 【原创】The solutional manual of the Verilog HDL: A Guide to Digital Design and Synthesis (2nd)—ch07I
【笔记】Excel技巧—003 实用的Excel选项设置
 【笔记】Excel技巧—005 使用工作区文件
 【原创】The solutional manual of the Verilog HDL: A Guide to Digital Design and Synthesis (2nd)—ch07II
【原创】The solutional manual of the Verilog HDL: A Guide to Digital Design and Synthesis (2nd)ch05
【原创】The solutional manual of the Verilog HDL: A Guide to Digital Design and Synthesis (2nd)ch12
【笔记】DE2 硬件和处理器范例2 External SRAM interface （DE2）（digital logic）（verilog hdl）
【笔记】Excel技巧—006 选取单元格区域
 【原创】The solutional manual of the Verilog HDL: A Guide to Digital Design and Synthesis (2nd)ch06

原文地址：https://www.cnblogs.com/wjcdx/p/10015222.html

Copyright © 2011-2022 走看看